[llvm] [LLVM][AArch64]Use load/store with consecutive registers in SME2 or S… (PR #77665)

via llvm-commits llvm-commits at lists.llvm.org
Fri Apr 26 10:45:21 PDT 2024

Previous message: [llvm] [LLVM][AArch64]Use load/store with consecutive registers in SME2 or S… (PR #77665)
Next message: [llvm] [RISCV] Strength reduce mul by 2^M - 3/5/9 (PR #88993)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

CarolineConcatto wrote:

I have addressed the comments about the calling conventions and added tests for it.

https://github.com/llvm/llvm-project/pull/77665

Previous message: [llvm] [LLVM][AArch64]Use load/store with consecutive registers in SME2 or S… (PR #77665)
Next message: [llvm] [RISCV] Strength reduce mul by 2^M - 3/5/9 (PR #88993)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list