[llvm] [RISCV] Add Sched classes for vector crypto instructions (PR #90068)

[Pengcheng Wang via llvm-commits]

================
@@ -0,0 +1,208 @@
+//===- RISCVScheduleB.td - RISC-V Scheduling Definitions B -*- tablegen -*-===//
----------------
wangpc-pp wrote:

Copy paste mistake here.

https://github.com/llvm/llvm-project/pull/90068