[llvm] [RISCV] Handle fixed length vectors with exact VLEN in lowerINSERT_SUBVECTOR (PR #84107)

Luke Lau via llvm-commits llvm-commits at lists.llvm.org
Thu Apr 25 00:02:09 PDT 2024

Previous message: [llvm] [AMDGPU] Add IR LiveReg type-based optimization (PR #66838)
Next message: [llvm] [RISCV] Handle fixed length vectors with exact VLEN in lowerINSERT_SUBVECTOR (PR #84107)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

lukel97 wrote:

Ping

https://github.com/llvm/llvm-project/pull/84107

Previous message: [llvm] [AMDGPU] Add IR LiveReg type-based optimization (PR #66838)
Next message: [llvm] [RISCV] Handle fixed length vectors with exact VLEN in lowerINSERT_SUBVECTOR (PR #84107)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list