[llvm] [RISCV] Unify vsetvli compatibility logic in forward and backwards passes (PR #71657)

Luke Lau via llvm-commits llvm-commits at lists.llvm.org
Wed Apr 24 00:10:12 PDT 2024

Previous message: [llvm] [LoopVectorize] Vectorize select-cmp reduction pattern for increasing integer induction variable (PR #67812)
Next message: [llvm] [RISCV] Unify vsetvli compatibility logic in forward and backwards passes (PR #71657)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/lukel97 closed https://github.com/llvm/llvm-project/pull/71657

Previous message: [llvm] [LoopVectorize] Vectorize select-cmp reduction pattern for increasing integer induction variable (PR #67812)
Next message: [llvm] [RISCV] Unify vsetvli compatibility logic in forward and backwards passes (PR #71657)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list