[llvm] [RISCV] Use SHL_ADD in remaining strength reduce cases for MUL (PR #89789)

Philip Reames via llvm-commits llvm-commits at lists.llvm.org
Tue Apr 23 12:41:02 PDT 2024

Previous message: [llvm] [RISCV] Use SHL_ADD in remaining strength reduce cases for MUL (PR #89789)
Next message: [llvm] c45fbfd - [VectorCombine][X86] shuffle-of-binops.ll - adjust no matching operand test to use FDIV
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/preames closed https://github.com/llvm/llvm-project/pull/89789

Previous message: [llvm] [RISCV] Use SHL_ADD in remaining strength reduce cases for MUL (PR #89789)
Next message: [llvm] c45fbfd - [VectorCombine][X86] shuffle-of-binops.ll - adjust no matching operand test to use FDIV
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list