[llvm] [RISCV] Combine (or disjoint ext, ext) -> vwadd (PR #86929)

[Philip Reames via llvm-commits]

================
@@ -1394,18 +1394,15 @@ define <vscale x 1 x i64> @i1_zext(<vscale x 1 x i1> %va, <vscale x 1 x i64> %vb
 }
 
 ; %x.i32 and %y.i32 are disjoint, so DAGCombiner will combine it into an or.
-; FIXME: We should be able to recover the or into vwaddu.vv if the disjoint
-; flag is set.
+; Check that we combine disjoint ors into vwaddu.
----------------
preames wrote:

Can you also add a couple tests - one for vwadd.vv and one for vwadd.wv - in terms of disjoint or in the source IR?

https://github.com/llvm/llvm-project/pull/86929