[llvm] [Target][RISCV] Add HwMode support to subregister index size/offset. (PR #86368)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 27 12:19:35 PDT 2024

Previous message: [llvm] [Target][RISCV] Add HwMode support to subregister index size/offset. (PR #86368)
Next message: [llvm] [RISCV] Combine (mul (zext, zext)) -> (zext (mul (zext, zext))) (PR #86465)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/86368

Previous message: [llvm] [Target][RISCV] Add HwMode support to subregister index size/offset. (PR #86368)
Next message: [llvm] [RISCV] Combine (mul (zext, zext)) -> (zext (mul (zext, zext))) (PR #86465)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list