[llvm] [RISCV] Move V0 to the end of register allocation order (PR #82967)

[Philip Reames via llvm-commits]

https://github.com/preames approved this pull request.

LGTM w/comment addressed, but please wait for confirmation from @topperc 

https://github.com/llvm/llvm-project/pull/82967