[llvm] [RISCV] Move V0 to the end of register allocation order (PR #82967)

[Philip Reames via llvm-commits]

https://github.com/preames commented:

I was surprised to see this patch, I'd thought we already did this.  

Good idea, one suggestions inline.

https://github.com/llvm/llvm-project/pull/82967