[llvm] [AMDGPU] Use correct number of bits needed for div/rem shrinking (PR #80622)

[via llvm-commits]

================
@@ -258,7 +258,7 @@ define amdgpu_kernel void @no_srem25_i24_i25_i32(ptr addrspace(1) %out, ptr addr
 }
 
 ; FUNC-LABEL: {{^}}no_srem25_i25_i24_i32:
-; SI-NOT: v_cvt_f32_i32
----------------
choikwa wrote:

The new generated assembly was now always generating _i32 version but not generating _u32. Could you clarify by 'looser'?

https://github.com/llvm/llvm-project/pull/80622