[llvm] [AMDGPU] New llvm.amdgcn.wave.id intrinsic (PR #79325)

Jay Foad via llvm-commits llvm-commits at lists.llvm.org
Thu Jan 25 03:33:23 PST 2024


================
@@ -7920,6 +7920,18 @@ SDValue SITargetLowering::lowerSBuffer(EVT VT, SDLoc DL, SDValue Rsrc,
   return Loads[0];
 }
 
+SDValue SITargetLowering::lowerWaveID(SelectionDAG &DAG, SDValue Op) const {
+  // With architected SGPRs, waveIDinGroup is in TTMP8[29:25].
+  if (!Subtarget->hasArchitectedSGPRs())
+    return {};
+  SDLoc SL(Op);
+  MVT VT = MVT::i32;
+  SDValue TTMP8 = CreateLiveInRegister(DAG, &AMDGPU::SReg_32RegClass,
----------------
jayfoad wrote:

#79436

https://github.com/llvm/llvm-project/pull/79325


More information about the llvm-commits mailing list