[llvm] [AMDGPU] Pick available high VGPR for CSR SGPR spilling (PR #78669)

[Matt Arsenault via llvm-commits]

================
@@ -312,6 +312,35 @@ bool SIMachineFunctionInfo::isCalleeSavedReg(const MCPhysReg *CSRegs,
   return false;
 }
 
+void SIMachineFunctionInfo::shiftSpillPhysVGPRsToLowestRange(
+    MachineFunction &MF) {
+  for (unsigned I = 0, E = SpillPhysVGPRs.size(); I < E; ++I) {
+    Register Reg = SpillPhysVGPRs[I];
+    const SIRegisterInfo *TRI =
+        MF.getSubtarget<GCNSubtarget>().getRegisterInfo();
----------------
arsenm wrote:

pull out of the loop 

https://github.com/llvm/llvm-project/pull/78669