[llvm] [RISCV] Add IntrArgMemOnly for vector load/store intrinsic (PR #78415)
Jessica Clarke via llvm-commits
llvm-commits at lists.llvm.org
Wed Jan 17 20:38:48 PST 2024
================
@@ -200,7 +203,8 @@ let TargetPrefix = "riscv" in {
: DefaultAttrsIntrinsic<[llvm_anyvector_ty],
[LLVMMatchType<0>, llvm_ptr_ty,
llvm_anyint_ty, LLVMMatchType<1>],
- [NoCapture<ArgIndex<1>>, IntrReadMem]>, RISCVVIntrinsic {
+ [NoCapture<ArgIndex<1>>, IntrReadMem, IntrArgMemOnly]>,
----------------
jrtc27 wrote:
But still derived from the pointer, i.e. not outside the bounds of the underlying object
https://github.com/llvm/llvm-project/pull/78415
More information about the llvm-commits
mailing list