[llvm] [InstCombine] Extend ADD+GEP->GEP+GEP combine to disjoint or. (PR #76981)

Philip Reames via llvm-commits llvm-commits at lists.llvm.org
Wed Jan 10 10:42:39 PST 2024

Previous message: [llvm] [LLVM][AArch64]Use load/store with consecutive registers in SME2 or S… (PR #77665)
Next message: [llvm] [RISCV] Support isel for Zacas for XLen and i32. (PR #77666)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/preames approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/76981

Previous message: [llvm] [LLVM][AArch64]Use load/store with consecutive registers in SME2 or S… (PR #77665)
Next message: [llvm] [RISCV] Support isel for Zacas for XLen and i32. (PR #77666)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list