[llvm] [AArch64][GlobalISel] Combine vecreduce(ext) to {U/S}ADDLV (PR #75832)

David Green via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 8 03:36:18 PST 2024

Previous message: [llvm] [RISCV] Move vector load/store segment instructions upwards into 'Vector Loads and Stores'. NFC (PR #77297)
Next message: [llvm] [AArch64][GlobalISel] Combine vecreduce(ext) to {U/S}ADDLV (PR #75832)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/davemgreen edited https://github.com/llvm/llvm-project/pull/75832

Previous message: [llvm] [RISCV] Move vector load/store segment instructions upwards into 'Vector Loads and Stores'. NFC (PR #77297)
Next message: [llvm] [AArch64][GlobalISel] Combine vecreduce(ext) to {U/S}ADDLV (PR #75832)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list