[llvm] [RISCV][ISel] Combine scalable vector add/sub/mul with zero/sign extension (PR #72340)
Wang Pengcheng via llvm-commits
llvm-commits at lists.llvm.org
Tue Jan 2 01:23:46 PST 2024
https://github.com/wangpc-pp edited https://github.com/llvm/llvm-project/pull/72340
More information about the llvm-commits
mailing list