[llvm] [RISCV][GISel] RegBank select and instruction select for vector G_ADD, G_SUB (PR #74114)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Fri Dec 15 12:23:08 PST 2023


================
@@ -25,17 +25,20 @@ namespace llvm {
 namespace RISCV {
 
 const RegisterBankInfo::PartialMapping PartMappings[] = {
-    {0, 32, GPRBRegBank},
-    {0, 64, GPRBRegBank},
-    {0, 32, FPRBRegBank},
-    {0, 64, FPRBRegBank},
+    {0, 32, GPRBRegBank}, {0, 64, GPRBRegBank}, {0, 32, FPRBRegBank},
----------------
topperc wrote:

Please put these back on single lines regardless of what clang-format says

https://github.com/llvm/llvm-project/pull/74114


More information about the llvm-commits mailing list