[llvm] [RISCV][ISel] Combine scalable vector add/sub/mul with zero/sign extension (PR #72340)

via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 5 00:38:50 PST 2023

Previous message: [lld] [llvm] [RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (PR #74053)
Next message: [llvm] [RISCV][ISel] Combine scalable vector add/sub/mul with zero/sign extension (PR #72340)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

sun-jacobi wrote:

Politely Ping @qcolombet @topperc 

https://github.com/llvm/llvm-project/pull/72340

Previous message: [lld] [llvm] [RISCV] Support printing immediate of RISCV MCInst in hexadecimal format (PR #74053)
Next message: [llvm] [RISCV][ISel] Combine scalable vector add/sub/mul with zero/sign extension (PR #72340)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list