[llvm] [RISCV] Rework IDiv and FDiv pipes on SiFive7 (PR #73970)

[Craig Topper via llvm-commits]

================
@@ -213,12 +213,12 @@ let SchedModel = SiFive7Model in {
 let BufferSize = 0 in {
 def SiFive7PipeA       : ProcResource<1>;
 def SiFive7PipeB       : ProcResource<1>;
+def SiFive7IDiv        : ProcResource<1> { let Super = SiFive7PipeB; } // Int Division
----------------
topperc wrote:

I don't know why these need a Super class. Their usages already say SiFive7PipeB in the ResourceCycles explicitly.

https://github.com/llvm/llvm-project/pull/73970