[llvm] [RISCV][GlobalISel] Legalize G_ADD, G_SUB, G_AND, G_OR, G_XOR on RISC-V Vector Extension (PR #71400)

[Craig Topper via llvm-commits]

================
@@ -181,3 +181,330 @@ body:             |
     PseudoRET implicit $x10, implicit $x11, implicit $x12
 
 ...
+---
+name:  test_nxv1s8
+body:   |
----------------
topperc wrote:

I think I would prefer a separate test file in test/CodeGen/RISCV/GlobalISel/legalizer/rvv/ that has RUN lines for both rv32 and rv64. That way we don't duplicate identical test content in two different files.

https://github.com/llvm/llvm-project/pull/71400