[llvm] [AMDGPU] Improve isBasicBlockPrologue helper function (PR #69924)

Christudasan Devadasan via llvm-commits llvm-commits at lists.llvm.org
Wed Nov 15 21:14:10 PST 2023

Previous message: [llvm] ce7fd49 - [AMDGPU] RA inserted scalar instructions can be at the BB top (#72140)
Next message: [llvm] 8630cf2 - [RISCV][GISel] Add a default case to map registers to GPRB in register bank selection. NFC
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

cdevadas wrote:

> [repro.txt](https://github.com/llvm/llvm-project/files/13208325/repro.txt)
> 
> llc -mtriple=amdgcn--amdpal -march=amdgcn -mcpu=gfx1030 repro.txt

@piotrAMD https://github.com/llvm/llvm-project/pull/72140 would fix it. I merged it to the upstream. 

https://github.com/llvm/llvm-project/pull/69924

Previous message: [llvm] ce7fd49 - [AMDGPU] RA inserted scalar instructions can be at the BB top (#72140)
Next message: [llvm] 8630cf2 - [RISCV][GISel] Add a default case to map registers to GPRB in register bank selection. NFC
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list