[llvm] [RISCV][GlobalISel] Legalize G_ADD, G_SUB, G_AND, G_OR, G_XOR on RISC-V Vector Extension (PR #71400)

[Craig Topper via llvm-commits]

================
@@ -181,3 +181,330 @@ body:             |
     PseudoRET implicit $x10, implicit $x11, implicit $x12
 
 ...
+---
----------------
topperc wrote:

ELEN is the vector element length. Zve32x, Zve32f extensions have ELEN==32. Zve64x, Zve64f, Zve64d, and V extensions have ELEN==64

https://github.com/llvm/llvm-project/pull/71400