[llvm] [AMDGPU] Prefer lower total register usage in regions with spilling (PR #71882)

[Matt Arsenault via llvm-commits]

================
@@ -130,6 +146,8 @@ bool GCNRegPressure::less(const GCNSubtarget &ST,
         return VW < OtherVW;
     }
   }
+
+  // Give final prefernce to less general RP
----------------
arsenm wrote:

Typo prefernce

https://github.com/llvm/llvm-project/pull/71882