[llvm] [RISCV][GISel] Add really basic support for FP regbank selection for G_LOAD/G_STORE. (PR #70896)
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Mon Nov 6 22:56:10 PST 2023
================
@@ -869,6 +869,7 @@ AArch64RegisterBankInfo::getInstrMapping(const MachineInstr &MI) const {
// Check if that store is fed by fp instructions.
if (OpRegBankIdx[0] == PMI_FirstGPR) {
Register VReg = MI.getOperand(0).getReg();
+ assert(VReg);
----------------
arsenm wrote:
If it weren't a register, getReg would have asserted anyway. The verifier should be rejecting NoRegister register operands for G_* instructions too (plus we have very few G_* instructions that have immediate operands)
https://github.com/llvm/llvm-project/pull/70896
More information about the llvm-commits
mailing list