[llvm] [AArch64][GlobalISel] Adopt some Ld1Lane* patterns for GlobalISel to reduce codegen regressions (PR #69607)
Amara Emerson via llvm-commits
llvm-commits at lists.llvm.org
Thu Oct 26 13:24:37 PDT 2023
================
@@ -872,6 +872,8 @@ let RecomputePerFunction = 1 in {
def SLSBLRMitigation : Predicate<[{ MF->getSubtarget<AArch64Subtarget>().hardenSlsBlr() }]>;
def NoSLSBLRMitigation : Predicate<[{ !MF->getSubtarget<AArch64Subtarget>().hardenSlsBlr() }]>;
+
+ def OnlyGISel : Predicate<"MF->getProperties().hasProperty(MachineFunctionProperties::Property::FailedISel) || MF->getProperties().hasProperty(MachineFunctionProperties::Property::Legalized)">;
----------------
aemerson wrote:
For GISel only shouldn't this be checking *not* FailedISel.
https://github.com/llvm/llvm-project/pull/69607
More information about the llvm-commits
mailing list