[llvm] [AMDGPU] Add writelane and readlane pseudos for SGPR spilling (PR #69923)
Christudasan Devadasan via llvm-commits
llvm-commits at lists.llvm.org
Wed Oct 25 05:54:45 PDT 2023
================
@@ -3907,7 +3915,9 @@ bool SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty(const MachineInstr &MI) const
// However, executing them with EXEC = 0 causes them to operate on undefined
----------------
cdevadas wrote:
You are right. The readlane & writelane instructions shouldn't be here.
Posted https://github.com/llvm/llvm-project/pull/70206.
https://github.com/llvm/llvm-project/pull/69923
More information about the llvm-commits
mailing list