[llvm] [RISCV][GISel] Add ISel support for SHXADD_UW and SLLI.UW (PR #69972)

Min-Yih Hsu via llvm-commits llvm-commits at lists.llvm.org
Tue Oct 24 16:26:44 PDT 2023

Previous message: [llvm] [RISCV][GISel] Add ISel support for SHXADD_UW and SLLI.UW (PR #69972)
Next message: [llvm] [AMDGPU][NFCI] Decouple actual register encodings from HWEncoding values. (PR #69452)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/mshockwave closed https://github.com/llvm/llvm-project/pull/69972

Previous message: [llvm] [RISCV][GISel] Add ISel support for SHXADD_UW and SLLI.UW (PR #69972)
Next message: [llvm] [AMDGPU][NFCI] Decouple actual register encodings from HWEncoding values. (PR #69452)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list