[llvm] [AMDGPU] Add writelane and readlane pseudos for SGPR spilling (PR #69923)

via llvm-commits llvm-commits at lists.llvm.org
Mon Oct 23 07:21:49 PDT 2023

Previous message: [llvm] [AMDGPU] Add writelane and readlane pseudos for SGPR spilling (PR #69923)
Next message: [llvm] [AMDGPU] Add writelane and readlane pseudos for SGPR spilling (PR #69923)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

ruiling wrote:

What about naming them as SI_SPILL_S32_TO_VGPR and SI_RELOAD_S32_FROM_VGPR to better reflect what they are used for?

https://github.com/llvm/llvm-project/pull/69923

Previous message: [llvm] [AMDGPU] Add writelane and readlane pseudos for SGPR spilling (PR #69923)
Next message: [llvm] [AMDGPU] Add writelane and readlane pseudos for SGPR spilling (PR #69923)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list