[llvm] [AArch64][GlobalISel] Mark LD1R as not accepting immediate operand (PR #69003)
via llvm-commits
llvm-commits at lists.llvm.org
Fri Oct 13 08:45:48 PDT 2023
llvmbot wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-backend-aarch64
Author: Vladislav Dzhidzhoev (dzhidzhoev)
<details>
<summary>Changes</summary>
This is to fix https://github.com/llvm/llvm-project/pull/66914#issuecomment-1729480020 for https://github.com/llvm/llvm-project/pull/66914.
---
Full diff: https://github.com/llvm/llvm-project/pull/69003.diff
1 Files Affected:
- (modified) llvm/lib/Target/AArch64/AArch64InstrInfo.cpp (+8)
``````````diff
diff --git a/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp b/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
index e03a94de007c9f5..186a703975c6f97 100644
--- a/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
+++ b/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
@@ -5581,6 +5581,14 @@ int llvm::isAArch64FrameOffsetLegal(const MachineInstr &MI,
switch (MI.getOpcode()) {
default:
break;
+ case AArch64::LD1Rv1d:
+ case AArch64::LD1Rv2s:
+ case AArch64::LD1Rv2d:
+ case AArch64::LD1Rv4h:
+ case AArch64::LD1Rv4s:
+ case AArch64::LD1Rv8b:
+ case AArch64::LD1Rv8h:
+ case AArch64::LD1Rv16b:
case AArch64::LD1Twov2d:
case AArch64::LD1Threev2d:
case AArch64::LD1Fourv2d:
``````````
</details>
https://github.com/llvm/llvm-project/pull/69003
More information about the llvm-commits
mailing list