[llvm] [RISCV] Improve cleanup phase of RISCV Insert VSETVLI pass (PR #67144)

Shao-Ce SUN via llvm-commits llvm-commits at lists.llvm.org
Fri Oct 13 02:11:49 PDT 2023


================
@@ -834,8 +834,7 @@ define <vscale x 2 x i32> @pre_lmul(<vscale x 2 x i32> %x, <vscale x 2 x i32> %y
 ; CHECK-LABEL: pre_lmul:
 ; CHECK:       # %bb.0: # %entry
 ; CHECK-NEXT:    andi a0, a0, 1
-; CHECK-NEXT:    vsetvli a1, zero, e64, m1, ta, ma
-; CHECK-NEXT:    vsetvli zero, a1, e32, m1, ta, ma
+; CHECK-NEXT:    vsetvli a1, zero, e32, m1, ta, ma
 ; CHECK-NEXT:    vadd.vv v8, v8, v9
----------------
sunshaoce wrote:

What is the purpose of `vsetvli zero, a1, e32, m1, ta, ma`?

https://github.com/llvm/llvm-project/pull/67144


More information about the llvm-commits mailing list