[PATCH] D88663: [AArch64] Use TargetRegisterClass::hasSubClassEq in tryToFindRegisterToRename
Cullen Rhodes via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Oct 4 06:37:49 PDT 2023
c-rhodes updated this revision to Diff 557585.
c-rhodes added a comment.
Herald added a subscriber: StephenFan.
Rebase. Reviving this as it's apparently come up again when adding a new register class.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D88663/new/
https://reviews.llvm.org/D88663
Files:
llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
llvm/test/CodeGen/AArch64/stp-opt-with-renaming-reserved-regs.mir
llvm/test/CodeGen/AArch64/stp-opt-with-renaming-undef-assert.mir
llvm/test/CodeGen/AArch64/stp-opt-with-renaming.mir
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D88663.557585.patch
Type: text/x-patch
Size: 9275 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20231004/228ae777/attachment.bin>
More information about the llvm-commits
mailing list