[llvm] [ModuloSchedule] Implement modulo variable expansion for pipelining (PR #65609)

[Yuta Mukai via llvm-commits]

================
@@ -748,6 +748,20 @@ class TargetInstrInfo : public MCInstrInfo {
     createTripCountGreaterCondition(int TC, MachineBasicBlock &MBB,
                                     SmallVectorImpl<MachineOperand> &Cond) = 0;
 
+    /// Create a condtion to determine if the remaining trip count represented
----------------
ytmukai wrote:

Thanks for the advice! I fixed all points with 354a42c18c87f302a2b81c07e9bc026ea342e2d3: rename and integration to createRemainingIterationsGreaterCondition(), addition of isMVESupported(), non-use of default implementation. I verified that the tests for the existing target (Hexagon, ARM and PowerPC) pass. 

https://github.com/llvm/llvm-project/pull/65609