[llvm] [RISCV] Combine trunc (sra sext (x), zext (y)) to sra (x, smin (y, scalarsizeinbits(y) - 1)) (PR #65728)

Yingwei Zheng via llvm-commits llvm-commits at lists.llvm.org
Sun Sep 17 02:11:33 PDT 2023

Previous message: [llvm] [RISCV] Combine trunc (sra sext (x), zext (y)) to sra (x, smin (y, scalarsizeinbits(y) - 1)) (PR #65728)
Next message: [llvm] [update_mir_test_checks] Precommit test for multiple defs of vreg (PR #66482)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/dtcxzyw closed https://github.com/llvm/llvm-project/pull/65728

Previous message: [llvm] [RISCV] Combine trunc (sra sext (x), zext (y)) to sra (x, smin (y, scalarsizeinbits(y) - 1)) (PR #65728)
Next message: [llvm] [update_mir_test_checks] Precommit test for multiple defs of vreg (PR #66482)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list