[llvm] [DAGCombiner][RISCV] Prefer to sext i32 non-negative values (PR #65984)

Yingwei Zheng via llvm-commits llvm-commits at lists.llvm.org
Tue Sep 12 04:02:40 PDT 2023

Previous message: [llvm] [DAGCombiner][RISCV] Prefer to sext i32 non-negative values (PR #65984)
Next message: [llvm] [DAGCombiner][RISCV] Prefer to sext i32 non-negative values (PR #65984)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/dtcxzyw closed https://github.com/llvm/llvm-project/pull/65984

Previous message: [llvm] [DAGCombiner][RISCV] Prefer to sext i32 non-negative values (PR #65984)
Next message: [llvm] [DAGCombiner][RISCV] Prefer to sext i32 non-negative values (PR #65984)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list