[llvm] [GIsel][AArch64] Legalize <2 x i16> for G_INSERT_VECTOR_ELT (PR #65830)

[Amara Emerson via llvm-commits]

================
@@ -155,3 +155,15 @@ bb:
   store i64 %tmp4, ptr %p
   ret i64 %out
 }
+
+define <2 x i16> @pr63826(<2 x i16> %vec) {
----------------
aemerson wrote:

Any reason why this is living in the bitfield-insert IR test?

https://github.com/llvm/llvm-project/pull/65830