[PATCH] D156444: [llvm][RISCV][IR] Zext flag in IR for RISC-V

[Craig Topper via Phabricator via llvm-commits]

craig.topper added inline comments.


================
Comment at: llvm/lib/Bitcode/Reader/BitcodeReader.cpp:3228
+          
+        
         unsigned OpTyID = Record[1];
----------------
Extra blank line


================
Comment at: llvm/lib/Bitcode/Reader/BitcodeReader.cpp:4925
+      
+
       InstructionList.push_back(I);
----------------
Extra blank line


================
Comment at: llvm/lib/Bitcode/Reader/BitcodeReader.cpp:6417
         return Err;
-      }
+      } // CHECK FOR ZEXT FLAG possible on call?
       if (FMF.any()) {
----------------
Not sure what this is?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D156444/new/

https://reviews.llvm.org/D156444