[PATCH] D158839: [SDAG] Add SimplifyDemandedBits support for ISD::SPLAT_VECTOR

[Luke Lau via Phabricator via llvm-commits]

luke updated this revision to Diff 553489.
luke added a comment.

Just use KnownScl instead of computing it again


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D158839/new/

https://reviews.llvm.org/D158839

Files:
  llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
  llvm/test/CodeGen/AArch64/sve-fixed-length-fp-select.ll
  llvm/test/CodeGen/AArch64/sve-fixed-length-int-select.ll
  llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-fp-select.ll
  llvm/test/CodeGen/AArch64/sve-streaming-mode-fixed-length-int-select.ll
  llvm/test/CodeGen/RISCV/rvv/mscatter-combine.ll
  llvm/test/CodeGen/RISCV/rvv/vrol-sdnode.ll
  llvm/test/CodeGen/RISCV/rvv/vror-sdnode.ll
  llvm/test/CodeGen/WebAssembly/pr59626.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D158839.553489.patch
Type: text/x-patch
Size: 34582 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230825/03ffe795/attachment-0001.bin>