[PATCH] D158759: [RISCV] Add a pass to rewrite rd to x0 for AMO instrs whose return values are unused

[Yingwei Zheng via Phabricator via llvm-commits]

dtcxzyw added a comment.

In D158759#4614563 <https://reviews.llvm.org/D158759#4614563>, @craig.topper wrote:

> This also applies to volatile regular loads.

Indeed. But I could not find any pattern like `lw\tzero` in the GCC testsuite. Actually it also applies to sc.w/d and amocas.w/d/q. This pass doesn't handle them since they are not common.
Could you please show me some real-world examples?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D158759/new/

https://reviews.llvm.org/D158759