[PATCH] D158364: [DAG] SimplifyDemandedBits - if we're only demanding the signbits, a SMIN/SMAX node can be simplified to a OR/AND node respectively.

[Noah Goldstein via Phabricator via llvm-commits]

goldstein.w.n added a comment.

Can you parameterize the proofs with `C1` and `C2` instead of just `3` and `1` to make them complete?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D158364/new/

https://reviews.llvm.org/D158364