[PATCH] D76051: [RISCV][GlobalISel] Select register banks for GPR ALU instructions
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Aug 18 21:27:48 PDT 2023
craig.topper updated this revision to Diff 551704.
craig.topper added a comment.
clang-format
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D76051/new/
https://reviews.llvm.org/D76051
Files:
llvm/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp
llvm/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.h
llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/alu-rv32.mir
llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/alu-rv64.mir
llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/copy-rv32.mir
llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/copy-rv64.mir
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D76051.551704.patch
Type: text/x-patch
Size: 30879 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230819/074d0c3a/attachment.bin>
More information about the llvm-commits
mailing list