[PATCH] D158138: [RISCV] Expand PseudoTAIL with t2 instead of t1 for Zicfilp.

[Jessica Clarke via Phabricator via llvm-commits]

jrtc27 added a comment.

Oh I see, https://github.com/riscv/riscv-cfi/blob/main/cfi_forward.adoc does. Why on earth did they pick x7 for tail when x6 is the register defined for tail?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D158138/new/

https://reviews.llvm.org/D158138