[PATCH] D157250: [RISCV] Enable alias analysis by default
Yunze Zhu(Thead) via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Aug 7 20:20:23 PDT 2023
Yunzezhu added inline comments.
================
Comment at: llvm/test/CodeGen/RISCV/vararg.ll:498-499
; ILP32-ILP32F-FPELIM-NEXT: sw a2, 24(sp)
+; ILP32-ILP32F-FPELIM-NEXT: addi a0, sp, 20
+; ILP32-ILP32F-FPELIM-NEXT: sw a0, 12(sp)
; ILP32-ILP32F-FPELIM-NEXT: addi a0, sp, 27
----------------
kito-cheng wrote:
> Ooops, why we got an extra store here after enable AA ?
> Ooops, why we got an extra store here after enable AA ?
When AA is not enabled, a store node is legalized from vastart, this node is not parallel with other store nodes and is not directly chained to token factor, so in later combine this node becomes dead node and get removed.
When AA is enabled, this store node is made parallel with other store nodes and chained to same token factor, so it is not seen as dead node and remains after combining.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D157250/new/
https://reviews.llvm.org/D157250
More information about the llvm-commits
mailing list