[llvm] dce1793 - [JITLink][aarch32] Change writeRegister's return type to void.

[Lang Hames via llvm-commits]

Author: Lang Hames
Date: 2023-08-04T10:34:18-07:00
New Revision: dce179396e7e547fe6b42f0f9625b49212e6ec0b

URL: https://github.com/llvm/llvm-project/commit/dce179396e7e547fe6b42f0f9625b49212e6ec0b
DIFF: https://github.com/llvm/llvm-project/commit/dce179396e7e547fe6b42f0f9625b49212e6ec0b.diff

LOG: [JITLink][aarch32] Change writeRegister's return type to void.

This function does not return a value.

https://github.com/llvm/llvm-project/issues/64418

Added: 
    

Modified: 
    llvm/lib/ExecutionEngine/JITLink/aarch32.cpp

Removed: 
    


################################################################################
diff  --git a/llvm/lib/ExecutionEngine/JITLink/aarch32.cpp b/llvm/lib/ExecutionEngine/JITLink/aarch32.cpp
index ffc3950cdec833..83829dde0508a8 100644
--- a/llvm/lib/ExecutionEngine/JITLink/aarch32.cpp
+++ b/llvm/lib/ExecutionEngine/JITLink/aarch32.cpp
@@ -173,7 +173,7 @@ bool checkRegister(const ThumbRelocation &R, HalfWords Reg) {
 }
 
 template <EdgeKind_aarch32 Kind>
-bool writeRegister(WritableThumbRelocation &R, HalfWords Reg) {
+void writeRegister(WritableThumbRelocation &R, HalfWords Reg) {
   static constexpr HalfWords Mask = FixupInfo<Kind>::RegMask;
   assert((Mask.Hi & Reg.Hi) == Reg.Hi && (Mask.Hi & Reg.Hi) == Reg.Hi &&
          "Value bits exceed bit range of given mask");