[PATCH] D156087: [MLIR] Add stage to side effect
donald chen via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Aug 2 16:48:56 PDT 2023
cxy-1993 added a comment.
In D156087#4555106 <https://reviews.llvm.org/D156087#4555106>, @Mogball wrote:
> +1. This patch makes sense to me. Having this level of granularity is useful.
>
> Do any of the upstream transformations need to be taught about this?
Thank you for the recognition. I believe that currently, the existing passes in MLIR don't have an immediate use for this feature. The motivation behind this feature is to improve the modeling of operation read and write order, as well as their ranges, for certain SIMD backends. With the introduction of this feature, I am confident that more analysis and optimizations will gradually be contributed to the MLIR community.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D156087/new/
https://reviews.llvm.org/D156087
More information about the llvm-commits
mailing list