[PATCH] D156448: [TwoAddressInstruction] Tweak constraining of tied operands w/undef source

[Jay Foad via Phabricator via llvm-commits]

foad added inline comments.


================
Comment at: llvm/test/CodeGen/RISCV/twoaddress-undef-regclass-constraint.mir:100
+    dead $x0 = PseudoVSETIVLI 4, 208 /* e32, m1, ta, ma */, implicit-def $vl, implicit-def $vtype
+    %17:vr = PseudoVMV_V_I_M1 undef %5:vrnov0, 0, 4, 5 /* e32 */, 0 /* tu, mu */, implicit $vl, implicit $vtype
+    %19:vr = PseudoVMV_V_I_MF8 undef %5:vrnov0, 5, 1, 3 /* e8 */, 0 /* tu, mu */, implicit $vl, implicit $vtype
----------------
Do you have a realistic example of where the :vrnov0 class might have come from in the first place? That might help explain why it's OK to ignore it.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D156448/new/

https://reviews.llvm.org/D156448