[PATCH] D156692: [RISCV] Scalarize binop followed by extractelement to W instruction on RV64

[Jim Lin via Phabricator via llvm-commits]

Jim created this revision.
Herald added subscribers: jobnoorman, luke, VincentWu, vkmr, frasercrmck, luismarques, apazos, sameer.abuasal, s.egerton, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD, sabuasal, simoncook, johnrusso, rbar, asb, hiraditya, arichardson.
Herald added a project: All.
Jim requested review of this revision.
Herald added subscribers: llvm-commits, wangpc, eopXD, MaskRay.
Herald added a project: LLVM.

isOperationLegalOrCustomOrPromote returns true only if VT is other or legal
and operation action is Legal, Custom or Promote. But i32 isn't a legal type
on RV64 even its ALU operations is set to custom lowering. Add isOperationCustom
for that i32 type with custom lowering operation.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D156692

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D156692.545642.patch
Type: text/x-patch
Size: 9348 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230731/7d7be836/attachment.bin>