[PATCH] D154589: MIPS: setMaxAtomicSizeInBitsSupported to 0 for MIPS I
YunQiang Su via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jul 6 03:00:13 PDT 2023
wzssyqa created this revision.
Herald added subscribers: atanasyan, jrtc27, hiraditya, arichardson, sdardis.
Herald added a project: All.
wzssyqa requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.
Since MIPS II, ldc1/sdc1 instructions introduced, which can be used
to load/store double float. And, in fact they can also be used to
load/store int64 by MEM <-> FPR <-> GPR on 32 bit CPU.
MIPS I has no ldc1/sdc1, so we have to use __atomic_load/store_*.
Fixes: #61166.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D154589
Files:
llvm/lib/Target/Mips/MipsISelLowering.cpp
llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/load_atomic-mips1.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D154589.537645.patch
Type: text/x-patch
Size: 29272 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230706/77bbb6ce/attachment.bin>
More information about the llvm-commits
mailing list