[PATCH] D153864: [RISCV] Lower interleave2 intrinsics to vsseg2
Luke Lau via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jul 5 11:24:32 PDT 2023
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG70093fcf6c32: [RISCV] Lower interleave2 intrinsics to vsseg2 (authored by luke).
Changed prior to commit:
https://reviews.llvm.org/D153864?vs=535302&id=537439#toc
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D153864/new/
https://reviews.llvm.org/D153864
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/lib/Target/RISCV/RISCVISelLowering.h
llvm/test/CodeGen/RISCV/rvv/fixed-vector-interleave-store.ll
llvm/test/CodeGen/RISCV/rvv/vector-interleave-store.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D153864.537439.patch
Type: text/x-patch
Size: 20101 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230705/7ea0bd25/attachment.bin>
More information about the llvm-commits
mailing list