[PATCH] D152915: [RISCV] Add support for XCVbitmanip extension in CV32E40P

[Funan Zeng via Phabricator via llvm-commits]

melonedo updated this revision to Diff 532369.
melonedo added a comment.

Reuse RVInstI/R and enable test for disassembler


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D152915/new/

https://reviews.llvm.org/D152915

Files:
  llvm/docs/RISCVUsage.rst
  llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/lib/Target/RISCV/RISCVFeatures.td
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/lib/Target/RISCV/RISCVInstrInfoXCV.td
  llvm/test/MC/RISCV/corev/XCVbitmanip-invalid.s
  llvm/test/MC/RISCV/corev/XCVbitmanip.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D152915.532369.patch
Type: text/x-patch
Size: 23253 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230617/abe1d783/attachment.bin>