[PATCH] D152821: [RISCV] Add support for XCVmac extension in CV32E40P

[QIHAN CAI via Phabricator via llvm-commits]

realqhc updated this revision to Diff 531371.
realqhc added a comment.

re-name the file to RISCVInstrInfoXCV so that future Core-V extensions can be added in the same file.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D152821/new/

https://reviews.llvm.org/D152821

Files:
  llvm/docs/RISCVUsage.rst
  llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/lib/Target/RISCV/RISCVFeatures.td
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/lib/Target/RISCV/RISCVInstrInfoXCV.td
  llvm/test/MC/RISCV/corev/XCVmac-invalid.s
  llvm/test/MC/RISCV/corev/XCVmac-valid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D152821.531371.patch
Type: text/x-patch
Size: 35256 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230614/9a92709e/attachment.bin>